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ABSTRACT 
 
A Low Total Harmonic Distortion Sinusoidal Oscillator based on Digital Harmonic 
Cancellation Technique.  
(May 2012) 
Jun Yan, B.S., Huazhong University of Science and Technology 
Chair of Advisory Committee: Dr. Edgar Sánchez-Sinencio 
 
Sinusoidal oscillator with low total harmonic distortion (THD) is widely used in 
many applications, such as built-in-self-testing and ADC characterization. An innovative 
medical application for skin cancer detection, which employed a technology named bio-
impedance spectroscopy, also requires highly linear sinusoidal-wave as the reference 
clock. Moreover, the generated sinusoidal signals should be tunable within the frequency 
range from 10kHz to 10MHz, and quadrature outputs are demanded for coherent 
demodulation within the system.  
A design methodology of sinusoidal oscillator named digital-harmonic-cancellation 
(DHC) technique is presented. DHC technique is realized by summing up a set of square-
wave signals with different phase shifts and different summing coefficient to cancel 
unwanted harmonics. With a general survey of literature, some sinusoidal oscillators 
based on DHC technique are reviewed and categorized. Also, the mathematical algorithm 
behind the technique is explained, and non-ideality effect is analyzed based on 
mathematical calculation. 
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The prototype is fabricated in OnSemi 0.5um CMOS technology. The experimental 
results of this work show that it can achieve HD2 is -59.74dB and HD3 is -60dB at 
0.9MHz, and the frequency is tunable over 0.1MHz to 0.9MHz. The chip consumes area 
of 0.76mm2, and power consumption at 0.9MHz is 2.98mW. Another design in IBM 
0.18um technology is still in the phase of design. The preliminary simulation results 
show that the 0.18um design can realize total harmonic distortion of -72dB at 10MHz 
with the power consumption of 0.4mW. The new design is very competitive with state-
of-art, which will be done with layout, submitted for fabrication and measured later. 
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1. INTRODUCTION 
Sinusoidal oscillator with high linearity and wide frequency range plays an 
important role in many applications. It is well known that sinusoidal signals can be 
conventionally used as test waveform or references by certain electronic circuits and 
systems, such as frequency response characterization and THD measurement. On the 
other hand, due to the low power, small area attributes of integrated circuit, on-chip 
characterization system, such on-chip spectrum analyzer [1]-[3], distortion 
characterization of ADC [4] and IP noise tolerance testing [5], has increasingly gain 
popularity in the academia area. And on-chip sinusoidal oscillator is the key factor to 
achieve the high accuracy of the measurement system. 
In addition, as is reported by [6], the medical applications have made great impact 
on electronics industry. Better utilization of health-care technology benefits people with a 
great chance to reduce costs and improve service. And the global market for medical 
electronics is expanding rapidly. Among them, electrical bio-impedance spectroscopy is 
one of the advanced electrical technologies which can help improve the early detection of 
some critical diseases. 
1.1 Electrical bio-impedance spectroscopy technique for skin cancer detection 
As is reported, more than 2 million cases of skin cancer are diagnosed in 2011 of 
United States, causing almost more than 10,000 estimated deaths [7]. Though it is 
advised for people to develop a good life style and keep away from unhealthy habits that  
____________ 
This thesis follows the style of IEEE Journal of Solid State Circuits. 
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will cause skin cancers, regular examinations by a health care professional can help with 
the early protection and removal of precancerous growth, which is crucial for timely and 
effective treatment. For the conventional clinical detection, visual inspection helps 
preliminarily diagnose the potential of skin cancer, and then biopsy and appropriate 
treatment can be followed. Even if visual inspection is carried by a health care 
professional, error is often caused. As for biopsy, though being an accurate method to 
detect cancer, the patient will suffer from physical uncomfortable feeling, and high cost. 
Consequently, seeking for a new skin cancer detection method instead which is with high 
accuracy, low cost and being convenient is a very promising topic in the medical area. 
Electrical impedance detection, which diagnoses electrical properties of the biological 
tissue, starts to become attractive for these reasons. As a non-invasive diagnosis approach, 
it can largely alleviate the pain of patients. Also, considering the high integration feature 
of IC product, this low cost solution can be widely distributed to medical care provider.    
1.1.1 Dispersion of skin tissue 
The bio-electrical impedance spectroscopy for skin cancer detection is basically 
based on the dispersion attributes of skin tissues. Electrical impedance spectrum of skin 
tissue contains frequency regions where the impedance decreases as frequency increases, 
and the phenomena is named dispersion. There are different dipole interactions between 
dielectric materials. When posing to electromagnetic field surrounding, these dielectric 
materials within the molecular structures, will experience dispersion in frequency domain. 
In the lower (<1MHz) frequency range, the electrolytic dominates the immittance of the 
tissues. At higher frequencies range, the dielectric properties of tissue start to dominate. 
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And the tissue properties become almost equal to pure water which has the relaxation 
frequency of around 18GHz [8]. 
Schwan was the first to correctly identify three main dispersions of bio-impedance 
spectrum due to three different dielectric relaxation mechanisms, and termed them as α-, 
β- and γ-dispersions [9]. And Fig. 1.1 shows the three dispersion phenomena in frequency 
response. 
 
 
Fig. 1.1. Three dispersion phenomena in frequency response [9] 
 
 
The α-dispersion (Hz to tens of kHz) reflects mainly polarization of ionic clouds 
around the cells. Structural membrane changes, oedema, and polarization of cell 
membranes affect the β-dispersion (kHz to hundreds MHz). The γ-dispersions (over 
hundreds MHz) reflects relaxation of water and other small molecules. Hence, the β-
dispersion often contains most of the clinically relevant information, that why most of 
bio-medical testing method is based on the frequency range from kHz to MHz [10].  
Consequently, the electrical impedance skin cancer detection system should target at the 
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frequency range from 100kHz to 10MHz, which also sets the specification for the 
sinusoidal oscillator designed in this work. 
1.1.2 Electrical impedance spectrometer system 
A general impedance spectrometer system scheme used for skin cancer detection is 
demonstrated in Fig. 1.2. And the whole system mainly consists of five parts: probe, 
signal conditioning circuit, amplitude/phase extractor, digital signal processing circuit 
and quadrature sinusoidal oscillators. Probe has the direct contact with skin tissue under 
test (TUT), and injects and gathers the electrical signals which pass through the skin 
tissue. Signal conditioning is to provide a good interface between probe and information 
processing module in good accuracy. As is mentioned that the skin cancer can be 
detected by a variation from a benign skin based on the amplitude and phase information 
over a certain frequency range change, the amplitude/phase extractor applied coherent 
demodulation to obtain the required information. A highly linear quadrature sinusoidal 
oscillator provides the reference signals for amplitude/phase extractor and signal 
conditioning circuit. DSP in the back-end will justify the condition of the skin tissue 
under test based on a certain programmed algorithm. In the following, each of the main 
modules is discussed in details to help the readers gain more understanding of this system. 
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Fig. 1.2. A general impedance spectrometer system 
 
 
a. Electrode probe 
As visualized in Fig. 1.3, a hand-held probe with circular concentric electrodes is 
used in the testing experiments of impedance spectrometer [11]-[13]. There are four 
electrodes for this probe as A, B, C and D. The outmost two electrodes, C and D, are 
source electrodes. By distributing sourcing current of C and D electrodes, a “virtual” 
electrode is formed in between.  An electrode is a current sink, which senses the electrical 
information which results from the virtual source electrode and passes through the tissue-
under-test (TUT). B electrode is a guard electrode, which is used to reduce the surface 
current. By changing the distance between the virtual source electrode and the sink 
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Fig. 1.3. Probe tip with impedance spectrometer [12] 
 
 
electrode, the depth of skin which testing current can transmitted also varies. In this way, 
electrical information of skin tissue within some depth is connected by the impedance 
spectrometer probe. The rest is for the integrated circuit to process. 
b. Signal conditioning circuit 
The probe is the front end to inject the testing electrical signal and senses the signal 
modified by passing through TUT directly. The interface task between probe and signal 
processing module is carried by an analog signal conditioning circuit. In this circuit, a 
very pure sinusoidal signal, which can be in either voltage or current form is generated 
from the sinusoidal oscillator module, and then be injected into source electrode of the 
probe. Also, the system helps sink electrode of the probe collect new signal, which can 
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also be either voltage or current form. With all the transmitted and received information 
available, the coherent demodulator can extract the amplitude and phase information, and 
then passes it to DSP to obtain the clinical information for the final justification of skin 
condition.  
For the impedance spectrometer system, four-terminal sensing, also known as 
Kelvin sensing, has better testing accuracy over the conventional two-terminal sensing as 
electrical impedance measuring technique. One auto balancing bridge skin cancer 
detection system is proposed in [10], as shown in Fig. 1.4, which helps understand how a 
signal conditioning circuit works. 
V
V
TUT:  Zx
V1
V2
R
A1
A2
 
Fig. 1.4. Auto balancing bridge skin cancer detection system 
 
 
The tissue-under-test (TUT) sample has impedance to be   , which is targeted to 
be measured in this circuit. The AC current source injects a high linearity sinusoidal 
current into   . A high gain instrumentation amplifier    is used to buffer the two 
terminals across   , and also conduct a differential to single ended conversion to generate 
a output voltage which be collected at voltage meter   . Another Opamp    is used to do 
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I-V conversion, and translate the current flowing through    to voltage information 
which can be measured in another voltage meter   . In this way, the impedance    can be 
calculated from voltage across the sample and the output of Opamp    which is 
proportional to the current flowing through the sample. 
c. Coherent demodulation 
By comparing injected sinusoidal signal       and the new signal       which is 
modified by the tissue, the amplitude and phase difference can be extracted and the bio-
impedance of skin tissue is reflected. An intuitive idea to obtain the amplitude and phase 
information of signals is to employ a peak detector and phase detector in the 
measurement [14], [15]. However, considering the noisy environment for skin cancer 
detection, the approach is not suitable to tolerate the non-ideal condition. Instead, 
coherent demodulation is able to reject the noise and interference out of frequency of 
interest. In this scheme, the bio-impedance measurement is centered at some specific 
frequency within the bandwidth of some Hz every time. Because of this feature, coherent 
demodulation is employed in most situations [10]. The diagram of coherent demodulation 
is illustrated in Fig. 1.5, and the mathematical theory is explained as below. 
 
LPF
LPF
Si(t): in phase
Sq(t): quadrature
Reflect complex bio-
impedance of skin: Zx=R+jZ
Real part info. R
Imaginary part info. Z
V2(t): obtained signal
Sinusoidal oscillator
Yi(t)
Yq(t)
Vi(t)
Vq(t)
 
Fig. 1.5. Coherent demodulation scheme 
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First of all, suppose the measurement is based on some specific frequency as   . 
      is obtained from the voltage across the impedance    by the injection of sinusoidal 
current                      . Impedance    based on a certain frequency is a 
constant, which can be represented as: 
   cos sinx x xZ Z j Z R jX     
 
Where   and   are resistance and reactance of complex impedance    respectively. And 
     can be expressed as: 
     2 0cos 2x x constV t I t Z Z I f t      
       and       are in-phase and quadrature sinusoidal signals generated from sinusoidal 
oscillators, and can be represented as: 
   0cos 2i constS t A f t
 
   0sin 2q constS t A f t  
Through the demodulation from upper branch, it is obtained: 
         0 0cos 2 cos 2i i x const constV t V t S t Z A I f t f t     
 
   0cos 4 cos
2
x const const
f t
Z A I
   

 
The low pass filter (LPF) has corner frequency which is far below   , so only the DC 
information is left as: 
 cos
2
i x const constY Z A I


 
As a result, the resistance   of complex impedance    can be expressed as: 
 
2
cos ix
const const
Y
R Z
A I
 
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Similarly, the reactance   of complex impedance    can be calculated as: 
 
2
sin
q
x
const const
Y
X Z
A I
 
 
Consequently, the real and imaginary part of bio-impedance is obtained, and phase and 
amplitude information can be derived.  
d. Digital signal processing (DSP) module 
First of all, a predefined mathematical model of skin is obtained and is used to 
deduce some critical skin parameters using a programmed algorithm. As the impedance 
spectrometer scans the patient’s skin, the associated information is stored in DSP and a 
detailed image of scanned skin’s properties is provided to health care professionals for 
diagnosis. 
e. Sinusoidal oscillator 
Sinusoidal oscillator is required to provide very linear sinusoidal signals with 
quadrature form. Considering this the work of design in the thesis, a detailed explanation 
will be illustrated as separate session as below. 
1.2 Sinusoidal oscillator in impedance spectrometer system 
From electrical bio-impedance measurement fundamental theories and the 
impedance spectrometer system introduction, some features are critically required for the 
sinusoidal oscillator. To cover the β-dispersion of skin tissue which has most useful 
information for clinical inspection, frequency range from 10kHz to 10MHz is desired. To 
provide the reference for coherent modulation scheme, the sinusoidal oscillator should 
generate quadrature outputs. Another critical specification is high spectral purity, or low 
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total harmonic distortion (THD) for the sinusoidal waveform. The importance of the 
purity performance is explained as below in the spectrum domain analysis: 
Ideally, the spectrum of a pure sinusoidal waveform only includes one desired tone 
located as a certain frequency. After injecting this signal       through skin tissue, a new 
modified signal       is reshaped and obtained. Any amplitude and phase change for the 
new signal is used as the electrical information for the detection of skin cancer. The 
spectrum response of the two signals is indicated in Fig. 1.6.  
 
f0 f0
Useful amp/phase 
info.
V1(t): injected signal V2(t): obtained signal
Through skin under test
A linear sine signal
 
                     (a)                                                                       (b) 
Fig. 1.6. Spectrum of injected and modified signal through tissue (ideal case)  
 
 
In practical situation, the odd harmonics of the fundamental frequency, which are 
among the important non-ideality, will seriously harm the effectiveness and accuracy of 
skin cancer detection in impedance spectrometer. As is shown in Fig. 1.7(a), the 
sinusoidal oscillator output spectrum has main tone at   , and unwanted odd harmonics at 
   ,    , etc. Each frequency tone is modulated by tissue sample separately and all of the 
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information is mixed together and folded to low frequency, which is named 
intermodulation effect. In this way, the demodulation system cannot extract the accurate 
amplitude and phase information from the mixed-up signal. And the credibility of the 
measurement is largely degraded. As a result, regarding purity of sine signal is demanded 
in the design, the THD specification is set to be less than -70dB.  
 
f0 3f0 5f0 f0 3f0 5f0
Useful amp/phase info.
Unwanted info.
V1(t): injected signal V2(t): obtained signal
Through skin under test
A non-linear sine signal
 
                     (a)                                                                        (b) 
Fig. 1.7. Spectrum of injected and modified signal through tissue (practical case) 
 
 
1.3 Thesis organization 
This thesis is composed of five sections and organized as follows. 
Section 1 provides a general background for sinusoidal oscillators. The proposed 
sinusoidal oscillator in this work targets at application in bio-impedance spectroscopy 
system. And main specifications of the design are discussed based on the requirement of 
the application. 
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Section 2 introduces the concept of a core design theory for sinusoidal oscillators 
named digital-harmonic-cancellation (DHC) technique. Several related works in literature 
as well as the design in this thesis are reviewed and summarized into two categories, 
feedback-based DHC technique and open-loop-based DHC technique. 
Section 3 explains the mathematical algorithm behind the general DHC technique, 
and discusses how different design parameters affect the performance of sinusoidal 
oscillator. In addition, mismatch analysis is introduced to show how the non-ideality 
impacts on the accuracy of harmonic cancellation.  
Section 4 presents the circuit level implementation of the work. In addition, some 
potential alternatives for each modules of the sinusoidal oscillator system are also 
introduced and analyzed. 
Section 5 shows experimental results for design in OnSemi 0.5um technology and 
the simulation results for design in IBM 0.18um technology. A comparison of start-of-art 
is also listed in this section. 
Section 6 concludes this work. 
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2. SINUSOIDAL OSCILLATOR DESIGN BACKGROUND  
2.1 Background of conventional sinusoidal oscillator  
Oscillators are used in many electronic systems to provide reference clock for 
sequential operation of the entire system. Based on the specific requirement for the test 
equipment, oscillators are designed to produce either sinusoidal signals, square, sawtooth 
or triangular shaped waveforms. In this thesis, sinusoidal oscillators which can generate a 
pure sinusoidal waveform with constant amplitude and frequency are discussed. 
 
A
Linear frequency 
selective network
Nonlinear gain limiter
out
 
Fig. 2.1. Conventional sine wave generator block diagram  
 
 
Fig. 2.1 shows the block diagram of a conventional sine wave generator, which 
consists of a linear frequency selective network and a nonlinear gain limiter. As for LC 
oscillator as an example, LC tank and a voltage amplifier made of Opamp, FET or 
bipolar devices corresponds to frequency selective network and nonlinear gain limiter 
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respectively.  The output frequency is determined by the value of L and C within the LC 
tank as: 
1
2
f
LC
  
However, there is energy loss because of the non-ideality of L and C during each cycle of 
oscillation. To sustain the oscillation going in LC tank, the voltage amplifier, which is 
made of active devices, is used to replace the energy lost in each oscillation. To produce a 
constant oscillation of sinusoidal waveform, there must be automatic gain control for 
make sure the overall feedback loop gain is unity. Otherwise, the sinusoidal oscillation 
will die away to zero, or become clipped by the supply rails.  
There are also some different ways to construct LC filter network and amplifier, 
with the most common to be Hartley LC oscillator and Colpitts LC oscillator, which are 
showed in Fig. 2.2. For these two types of sinusoidal oscillators, a technique named  
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C4
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C1
L
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R2
L2
R4
output
feedback
C2 C3
C4
 
                              (a)                                                                          (b)                     
Fig. 2.2. (a) Hartley oscillator (b) Colpitts oscillator 
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automatic base bias, which can control the amplitude of oscillation, is involved. The 
technique works in such a way that if the oscillation increases, the biasing conditions 
change and the gain of amplifier decreases, and vice versa. As for the parallel LC 
resonator tank circuit, Hartley oscillator has the feedback to be achieved with an 
inductive divider, while Colpitts oscillator employs a capacitive divider.   
Moreover, there are some other sinusoidal oscillator which uses a number of 
resistors and capacitors for the linear frequency selective network, such as Wien Bridge 
oscillator, which is showed in Fig. 2.3.          
 
A
R1
R2
R
R
C
C
output
feedback
 
Fig. 2.3. Wien Bridge oscillator 
 
 
For these conventional oscillators, the output purity of spectrum mainly relies on 
the filtering effect of the frequency selective network. Thus, the linearity of these 
sinusoidal oscillators is insufficient for many applications. 
17 
 
2.2 Background of sinusoidal oscillator with DHC technique 
Nowadays, thanks to the fast scaling speed for the integrated-circuit (IC) 
technology, the performance of algorithm realized with digital circuits is tremendously 
improved. For instance, the digital nature makes the circuits unsusceptible to noise, as 
well as be faster, consume less power and silicon area with technology scaling. On the 
contrary, because of design complexity brought by reduced supply voltage and increased 
nonlinearity of transistors, analog circuits are deprived of many benefits from the trend of 
technology scaling. As a result, realizing some traditional analog circuits with digital 
approach has become an increasingly popularized topic recently. For example, all-digital 
PLL and DLL are already investigated and implemented. In this thesis, digital harmonic 
cancellation (DHC) technique, as an effective design methodology for sinusoidal 
oscillator design methodology is introduced. The fundamental algorithm of DHC 
technique and several important related works in literature are presented.  
A typical sinusoidal oscillator implemented with DHC technique consists of two 
building blocks, DHC module and filter module. With DHC module, a set of different 
time-shifted square-wave signals is summed up, and some harmonics of fundamental tone 
are cancelled out for the spectrum response. A filter module is used to suppress the other 
harmonic tones which are unable to be compensated by DHC module. Finally, a 
sinusoidal signal which is free from harmonics is produced in this way. 
The DHC technique, though briefly introduced above, can derive a number of 
variations for a specific sinusoidal oscillator design. And the different approaches can be 
categorized in the three aspects as follows. First of all, it can be either feedback-based 
architecture or open-loop-based architecture. Second, how the different phase-shifted 
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square-wave signals are chosen and how to sum them up can also derive different 
designs. For example, for the ratios of all summing phase-shifted signals, some are 
identical while the others are programmable. Thirdly, though it is intuitive to maintain the 
fundamental tone and suppress the harmonics, the work in [16] provides an innovative 
idea to emphasize on high order harmonic boosting, like 5th and 7th, to achieve large 
frequency span.  
By “playing” with variable design factors with mathematical tools based on the 
harmonic cancellation idea, some novel changes can be explored for the system-level 
implementation of DHC technique. In the next, a conventional sinusoidal oscillator and 
three other works based on DHC technique are demonstrated. Also, the proposed design 
is also included with brief introduction for a general review and comparison with other 
works.  
2.3 Basic examples of digital harmonic cancellation 
2.3.1 Spectrum of different periodic signals 
Digital harmonic cancellation technique can be based on different types of periodic 
signals, such as square wave, triangular wave and sawtooth. Thus, Fourier expansion 
analysis is applied to these different types of waveform to explore how the spectrum 
response does look like.  
For any periodic function      with period of   , it can be expressed as: 
     0 0 0
1 1
cos sin
2
n n
n n
a
f t a n t b n t 
 
 
     
         Where the Fourier parameters are: 
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a f t dt
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        00
2
sin
T
nb f t n t dt
T
   
         If      is an odd function, all    equals to 0, so the Fourier expansion only contains 
sine terms, and there is no phase shift for different harmonics.  
a. Square wave signal 
Square wave signal is the most common signal which is very convenient to be 
obtained from electronic circuit. The Fourier expansion can be expressed as: 
   0
1,3,5...
4 1
sin
n
f t n t
n




   
From the spectrum response shown in Fig. 2.4, only odd harmonics for sine terms are 
included. Because of the simplicity of the spectrum response, square wave signal is a 
conventional raw material used for harmonic cancellation. 
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Fig. 2.4. Waveform and spectrum of square wave signal 
 
 
b. Triangular wave signal 
Triangular wave signal is another type of popular signals. The Fourier expansion 
can be expressed as: 
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From the spectrum response shown in Fig. 2.5, similar as square wave signal, only odd 
harmonics for sine terms are included. In addition, it has better intrinsic harmonic 
suppression for the harmonics, and the coefficients for harmonics are inversely 
proportional to square of harmonic sequences. 
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Fig. 2.5. Waveform and spectrum of triangular wave signal 
 
 
c. Sawtooth signal 
Sawtooth has the Fourier expansion to be expressed as: 
   0
1
1 1
sin
n
f t n t
n




    
From the spectrum response shown in Fig. 2.6, as an odd function, only sine terms are 
included. However, even harmonics are still maintained along with odd harmonics. This 
type of signals is not preferred for digital harmonic cancellation technique.  
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Fig. 2.6. Waveform and spectrum of sawtooth signal 
 
 
 
d. Pulse train signal 
As shown in Fig. 2.7, for pulse train signal with period of  , high level time of   
and low level time of  , the Fourier expansion can be expressed as: 
         0 0 0 0
1
1 1 1 1
sin cos 1 cos sin
2 n
A B
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  
            
  
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Fig. 2.7. Waveform of pulse train signal 
 
 
22 
 
If the duty cycle is 50%, the signal is equivalent to a square wave signal. 
Otherwise, the signal is not an odd function and contains both sine terms and cosine 
terms for the Fourier expansion. In this case, this type of signals is not suitable for phase 
shifted summing to achieve harmonic cancellation effect. 
For example, when duty cycle is 25%, the Fourier expansion can be expressed as: 
     
         
0 0
1
0 0 0 0 0
1 1 1 1
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4 2 3
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 
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 

 
2.3.2 Differential mode cancels even harmonic 
Differential periodic signals have the intrinsic function of even harmonics 
cancellation [28].  The diagram of comparison between a single ended nonlinear system 
and a differential mode nonlinear system is shown in Fig. 2.8. 
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(a) 
Fig. 2.8. Diagram of (a) single ended and (b) differential mode nonlinear system 
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Fig. 2.8. Continued 
 
 
Suppose a circuit is weakly nonlinear and its behavior can be described by a Taylor 
approximation as: 
       2 30 1 2 3 ...f t a a x t a x t a x t    
 
Where       and      are the input and output of the nonlinear circuit respectively. And 
   are constants. If                 , and the ideal output signal is           
  . However, due to the nonlinear terms, high order harmonics are obtained.  
   
     will give: 
    
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     will give: 
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( ) cos( ) 3cos cos 3 3
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For a differential signal pair, the input signals are                   and       
            . By putting them into         and         expression, and use a 
subtraction operation between the differential terms as follows:  
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Finally it is obtained that the second harmonic term is cancelled out, and the third 
harmonic is remained. This operation is also valid for higher order harmonics. 
Consequently, all even harmonics can be removed with differential form of any periodic 
signals.  
2.3.3 Phase-shifted periodic signal cancels out odd harmonics 
The summing of phase shifted square wave signals and triangular wave signals can 
lead to useful cancellation of harmonics. And the comparison is made between the two 
types of summing signals in the spectrum response. Moreover, other types of signals, 
such as sawtooth signal and pulse train signal are also explored for digital cancellation 
technique. 
a. Square wave signals 
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Fig. 2.9. Block diagram for odd harmonic cancellation (square wave) 
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Fig. 2.9 shows the summing of square-wave signals of same frequency but 
different phase shifts can cancel odd harmonic tones.      is the square-wave signal with 
no phase shift,          and       ⁄   are square-wave signals with     and -    
phase shift. By summing them up with the coefficient of 1, √  ⁄  and √  ⁄  respectively, 
a new stair-case like signal is obtained as: 
2 2
( ) ( ) ( ) ( )
2 8 2 8
T T
f t x t x t x t    
 
The Fourier expansion of a square wave can be expressed as: 
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As a result, the Fourier expansion of the summed stair-case signal can be expressed as: 
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So the coefficient the n times harmonics can be expressed as: 
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

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Thus, when    , the fundamental tone coefficient can be expressed as: 
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And the 3rd and 5th harmonic tone coefficients can be calculated for     and     as:
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As a result, the 3rd and 5th harmonics can be fully cancelled out. 
b. Triangular wave signals 
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Fig. 2.10. Block diagram for odd harmonic cancellation (triangular wave) 
 
 
Fig. 2.10 shows the summing of square-wave signals of same frequency but 
different phase shifts can cancel odd harmonic tones. For digital harmonic cancellation 
technique with triangular wave signal, it is obtained that: 
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The summation of three different phase-shifted triangular wave patterns can be obtained 
as: 
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So the coefficient the n times harmonics can be expressed as: 
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The fundamental tone coefficient can be expressed as: 
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And the 3rd and 5th harmonic tone coefficients can be calculated as:
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As a result, the 3rd and 5th harmonics can be fully cancelled out. 
c. Conclusion 
Both square wave signal and triangular signal can be expressed as: 
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Where only odd time harmonics are included and the coefficient    can be any value. 
And the phase-shifted combination waveform 2 2( ) ( ) ( ) ( )
2 8 2 8
T T
f t x t x t x t      is 
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able to be eliminated from 3rd and 5th harmonics. However, for sawtooth signal with the 
Fourier expansion as    0
1
1 1
sin
n
f t n t
n




   , though 3rd and 5th harmonics can also be 
cancelled, the even harmonics still remain. As a result, sawtooth signal is not a suitable 
choice to fulfill digital harmonic cancellation. The waveform and spectrum response of 
the staircase like signal made of summing square waves and piecewise signal made of 
summing triangular waves are illustrated in Fig. 2.11. From the comparison of 7th and 9th 
harmonic coefficients, piecewise signal has better intrinsic suppression of harmonics than 
staircase like signal. From the mathematical algorithm, piecewise signal made of 
triangular wave signals are preferred. However, square wave signals are easy to obtain 
from circuit implementation. 
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Fig. 2.11. Waveform and spectrum of (a) staircase like signal and (b) piecewise signal 
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(b) 
Fig. 2.11. Continued
 
 
By choosing more different phase shifts and proper summing coefficient, more 
harmonic tones can be removed. This algorithm will be studied in this thesis to show how 
to employ the digital harmonic cancellation technique to suppress the unwanted 
harmonics.  
2.4 Two categories of sinusoidal oscillator 
As is mentioned above, the sinusoidal oscillator designs can be divide into two 
categories, feedback-based architecture and open-loop-based architecture. Feedback-
based architecture is very straightforward, and a popular theory named Barkhausen 
criterion provides insight into how a general oscillator can be obtained from a positive 
feedback system. In contrast, open-loop-based architecture processed a square-wave 
clock signal from input to produce a sinusoidal waveform at output.  
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The diagrams of sinusoidal oscillator of the two architectures and signal 
waveforms are illustrated in Fig. 2.12. As is observed, both of them include a DHC 
module and a filter module, but they are connected in a different style.  
 
 
BPF
DHC module
Vout
 
(a) 
 
DHC module LPF
VoutVin
 
(b) 
Fig. 2.12. Block diagram of sinusoidal oscillator with (a) feedback-based architecture (b) 
open-loop-based architecture  
 
 
2.5 Sinusoidal oscillator with feedback-based architecture 
Barkhausen stability criterion is a mathematical condition which determines 
whether a system will oscillate or not. It is widely used in the prevention of unwanted 
ringing or oscillation in the design of general negative feedback systems, such as 
OpAmp. In addition, it also helps in the design of oscillators by amplifying random 
31 
 
electrical elements, such as noise in a positive feedback system. The criterion is stated as 
follows: 
From the diagram of feedback system in Fig. 2.13, the transfer function of the 
feedback system is: 
 
 
 
 
   1
Vout s H s
T s
Vin s H s s
 

 
A steady-state oscillation will be sustained if the following conditions are satisfied: 
 The total loop gain is:  |        |   . 
 The total loop phase shift is:                           .  
 
 
H(s)
β(s)
Vin(s) Vout(s)
 
Fig. 2.13. Block diagram of a feedback system 
 
 
Generally, almost all kinds of oscillators, including LC oscillators and ring 
oscillators are designed to satisfy the two Barkhausen criterion conditions. However, the 
“oscillation” only indicates a constant periodic signal without defining the shape of the 
waveform. In most situations, the output from these oscillators is buffered to result in a 
square-wave signal, which can be used as a clock reference for many electronic systems. 
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And obviously, for a sinusoidal oscillator, the harmonics which accompany the 
fundamental frequency tone are undesired and should be removed as much as possible.  
A feedback-based oscillator with comparator and BPF is one effective solution to 
realize a “genuine” sinusoidal oscillator. According to the type of comparator employed 
in the system, two feedback-based sinusoidal oscillators are discussed. 
2.5.1 Feedback-based sinusoidal oscillator with two-level-comparator 
This feedback-based sinusoidal oscillator, as illustrated in Fig. 2.14, consists of a 
high Q-factor BPF and a basic two-level voltage comparator [17]. This implementation is 
not included in the category of DHC design, because there is no reshaping effect for the 
square-wave signal at comparator output to cancel harmonics. But it provides insight into 
how the feedback-based sinusoidal oscillator is formed and sets the basis for a similar 
work based on DHC technique which will be explained later. 
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Fig. 2.14. Feedback-based sinusoidal oscillator with two-level-comparator 
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For the sinusoidal oscillator, it is assumed that there is a start-up mechanism which 
sets up the initial oscillation. Small signal analysis can be applied at the initial oscillation 
phase. Assume the transfer function of BPF and comparator can be expressed as: 
 
2 20
0
BPF: ;     Comparator: 
ks
T s
s s
Q



 
   
Considering comparator is a nonlinear block, the correlated voltage gain β is amplitude 
dependent, which is assumed to be a constant for a specific amplitude input for small 
signal analysis. As a result, the close loop transfer function can be expressed as: 
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To sustain continuous oscillation, the close loop transfer function must have RHP poles, 
so it is obtained that: 
0 00k
Q kQ
 
    
 
As is shown in Fig. 2.15, when the amplitude of oscillation signal increases, the 
comparator gain β decreases, and thus the complex poles move to imaginary axis finally. 
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Fig. 2.15. Root locus when oscillation amplitude increases 
 
 
When the oscillation signal increases to some extent, large signal analysis is 
applied. During every feedback cycle when square-wave signal    , which is the output of 
the comparator, is filter by the high Q-factor BPF to generate   , the frequency elements 
close to    are maintained while the rests are suppressed in the frequency domain. Next, 
when the filtered signal    goes into the two-level-comparator as input, a square-wave 
signal    is produced. And    contains a number of new spectrum elements for the BPF 
for selection. Thus, no matter whatever    and    spectrum is initially, for every cycle of 
the circulation, the    tone is enforced and other frequency tones are suppressed. After a 
period of time, a pure and sustained sinusoidal waveform with frequency of    is formed 
at.   , while    is a 50% duty cycle square wave, which also has frequency of   . 
The high Q-factor is a design difficulty for the feedback-based sinusoidal 
oscillator. It not only sets the oscillation frequency   , but also the linearity of the 
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sinusoidal signal is heavily dependent on the Q-factor of BPF Switched-capacitor (SC) 
filter is preferred for BPF design due to its accuracy and reduced sensitivity to process 
variation. 
The view of spectrum of    and     as BPF input and output, which appears in Fig. 
2.16, can help understand how the linearity of the generated sinusoidal signal is 
concerned for this design.  
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Fig. 2.16. Spectrum response of BPF input and output signals  
 
 
It is observed that a high Q-factor BPF, which has a narrow frequency shaping 
function, means much suppression for the harmonics. For a BPF with a certain Q-factor, 
the harmonic distortion (HD) specification of   times harmonic tone can be expressed as:  
2
1
nHD
n Q

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Where      is contributed by intrinsic harmonic suppression of the square-wave, 
which is constant, while      is contributed by BPF, which is designable based on the 
overall HD requirement. Fig. 2.17 shows the HD3 of the oscillator versus the quality 
factor of the BPF. 
 
 
Fig. 2.17. HD3 versus Q-factor 
 
 
For example, to realize HD3 = -50dB, Q-factor is required to be 35. However, a 
BPF with a larger Q-factor implies more complicated design, more power consumption 
and chip area occupation. For practical circuit implementation, Q-factor is fairly difficult 
to exceed 10. Consequently, the feedback-based sinusoidal oscillator with two-level-
comparator has limited applications due to the restraint of linearity. 
2.5.2 Feedback-based sinusoidal oscillator with multi-level-comparator 
Fig. 2.18 shows an improved feedback-based sinusoidal oscillator which employs a 
multi-level comparator. Multi-level-comparator acts as a DHC module, which is able to 
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cancel out some harmonics, and thus relieving the design pressure of the BPF with high 
Q-factor.  
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Fig. 2.18. Feedback-based sinusoidal oscillator with multi-level comparator 
 
 
As for the multi-level-comparator, several clamping levels for different threshold 
voltages are included. With the modulation effect of this comparator,    is no longer a 
square wave but a staircase-like waveform. With investigation of the spectrum of   , it is 
observed that some of the unwanted harmonics for    can be largely suppressed by 
choosing the proper clamping levels and threshold voltages for comparator. Fig. 2.19 
shows spectrum response of the work in [18] which employs a four-level comparator, and 
3rd and 5th harmonics can be fully cancelled out. The higher harmonics, though left 
uncompensated from DHC module, are comparatively far away from the fundamental 
tone. Thus they are be suppressed with the BPF, which demands a smaller Q-factor than 
the counterpart with two-level-comparator. The experimental results show that for both 
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oscillators with equal Q-factor of 10, there is 20dB improvement on HD3 for multi-level-
comparator-based oscillator over the conventional one. 
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Fig. 2.19. Spectrum response of BPF input and output with multi-level comparator 
 
 
Ideally, it is feasible to design a multi-level comparator with more clamping levels 
and improved harmonic cancellation for higher order tones. However, not only increased 
design complexity is involved, but also there is a limitation of matching accuracy for 
circuit implementation. For example, the four-level comparator has the clamping level 
ratios to be   √ , which can only be realized with the approximation of some integer 
ratios. Moreover, SC BPF design of large Q also suffers from linearity, output swing and 
power consumption problems. 
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2.6 Sinusoidal oscillator with open-loop-based architecture 
 
DHC module LPF VoutVin
 
Fig. 2.20. Sinusoidal oscillator with direct-loop-based-architecture 
 
 
As is shown in Fig. 2.20, sinusoidal oscillator with open-loop architecture 
processes a square-wave signal provided by a frequency synthesizer with a DHC module 
and a filter module, and a sinusoidal signal is obtained at output. The design difficulty of 
DHC module in open-loop-based architecture can be largely relaxed compared to multi-
level comparator in the feedback-based oscillator. And a better harmonic cancellation 
performance can be demonstrated. Moreover, the filter module requirement for the open-
loop-based architecture can be also lessened, and a basic passive filter is sufficient for the 
design. Due to the digital nature of the design, in more advanced technology, the 
oscillator can be easily redesigned and will outperform in power consumption, area size, 
etc. 
Two works based on open-loop-based architecture from published papers [4] and 
[16] are presented, and also the work of this thesis is discussed. 
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2.6.1 Time-mode-based sinusoidal oscillator 
A novel time-mode-based sinusoidal oscillator is proposed in [4], which can obtain 
sinusoidal output with frequency range up to 10MHz and THD of -72dB. The block 
diagram of the design is visualized in Fig. 2.21. The input of the system is a very high 
frequency square-wave signal with cycle period of     . Four pairs of complementary 
square-wave signals are generated from the input clock with cycle period of          
      and time shift sequence defined as [               ] . The next, these 
different time-shifted square-wave signals are summed up to form the staircase–like 
signal. The highlight of this technique is that the summing coefficient for each time shift 
signal is identical, and time shift sequence is the only design parameter. 
 
m0=2
m1=7
m2=12
m3=19
Tclk
2Tclk
Tcycle=116Tclk
7Tclk
12Tclk
19Tclk
Tstaircase=Tcycle
N=116;
 
Fig. 2.21. Block diagram of time-mode-based sinusoidal oscillator 
 
 
A search algorithm of finding an appropriate set of time shifts is executed in a 
mathematical program. Finally,       and [               ]  [          
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   ] are selected to generate a low THD sinusoidal output signal. And the corresponding 
phase shift mode can be represented as [                          ]. 
From the spectrum view of the input and output of DHC module shown in Fig. 
2.22, the target specification is THD can be expressed as: 
2 2 2 2
3 5 7 9
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...A A A A
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Fig. 2.22. Spectrum of (a) input and (b) output of DHC module 
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The accurate harmonic cancellation spectrum is plotted in Fig. 2.23. The low order 
harmonics, such as 3rd and 5th are largely suppressed. The high order harmonics, though 
not greatly eliminated, can be further reduced with the help of LPF.  
 
 
Fig. 2.23. Spectrum of signal after DHC with Matlab 
 
 
For the circuit implementation, the high frequency clock input is used to trigger a 
counter that divides the clock frequency by  , and then generate the required time shift 
sequence square-wave patterns with some other static logic circuitry. So with the speed 
limitation of a certain CMOS technology,   cannot be very large. Otherwise, the high 
frequency input clock is unable to be normally processed.  
Moreover,     pairs of complementary phase shift signals are summed up. 
Ideally, more phase shift signals can be selected and a better harmonic suppression can be 
achieved. However, more phase shift signals indicate more flip-flops and summing 
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resistors are required. And at the same time, the mismatch issue will degrade and the 
better harmonic suppression effect will be overshadowed by the nonlinearity in this way. 
The time-mode-based sinusoidal oscillator has the purity of the output sinusoidal 
signal which solely relies on the time accuracy of CMOS circuit. However, it is also 
noticed that the design parameter       means a 1.16GHz square-wave reference 
clock is required to produce a 10MHz sinusoidal output, which is inefficient for a 
sinusoidal oscillator.  So this is not a practical implementation for harmonic cancellation 
technique. 
2.6.2 High-order-harmonic-boosting sinusoidal oscillator 
Another innovative DHC technique named high-order-harmonic-boosting selects 
one of a high order harmonic, such as 3rd, 5th or 7th harmonic as the target output 
frequency tone, while suppressing the other harmonics as well as the fundamental tone. 
As a general open-loop-based DHC technique, the harmonic cancellation operation 
is processed by summing up different time-shifted square-wave signals. Fig. 2.24(a) and 
Fig. 2.24(b) show the block diagram for 3rd harmonic boosting and 5th harmonic boosting 
respectively. And Fig. 2.25 demonstrates the corresponding phase diagram. Suppose the 
input clock period is     . For the 3
rd harmonic boosting case, three square-wave patterns 
with time shift sequence [   
 
     
 
 
    ] are generated and summed up. As is observed 
from the corresponding frequency response shown in Fig. 2.26(d), 3rd harmonic and its 
odd harmonics, such as 9th, 15th harmonics are maintained while the rest are cancelled. 
After the DHC module, a filter is employed to keep the 3rd harmonic tone while 
eliminating the others. As for 5th harmonic boosting, a similar operation is carried while 
5th harmonic is selected to be maintained.   
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Fig. 2.24. Phase shifted waveform summing operation for (a) 3rd harmonic boosting (b) 
5th harmonic boosting 
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Fig. 2.25. Phase diagram for (a) 3rd harmonic boosting (b) 5th harmonic boosting 
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Fig. 2.26. High order harmonic selection technique spectrum (a) input spectrum and 
spectrum after DHC module with (b) 3rd harmonic boosting (c) 5th harmonic boosting 
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Fig. 2.26. Continued 
 
 
For a work in the paper [16], 5th and 7th harmonics are selected for boosting 
according to output frequency planning. With this operation, an input signal from PLL 
with the frequency 1-1.43GHz can result in an output frequency from 5-10GHz. And 
some other frequency boosting techniques are employed to generate a 5-40GHz 
sinusoidal signal eventually. 
 For the 5th and 7th harmonic boosting mode, the corresponding the time shift 
sequence [   
 
     
 
 
     
 
 
      
 
 
    ] and [  
 
 
     
 
 
     
 
 
     
 
 
     
 
 
     
 
 
    ] can be 
expressed in phase shift sequence [            ] and  [                        ] 
respectively. Considering the two harmonic boosting mechanisms should be fulfilled in 
the same circuitry, a modified operation is to use 6 summing signals with the phase shifts 
that can be obtained from a same DLL configuration.  Finally, based on a DLL which can 
provides the interval phase shifts of   , [            ]  and [            ]  are 
chosen for 5th and 7th harmonic boosting respectively, and the phasor diagram is 
visualized in Fig. 2.27. 
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Fig. 2.27. Phase diagram for (a) 5th harmonic boosting (b) 7th harmonic boosting for 
practical implementation in [16] 
 
 
2.6.3 Proposed time-and-voltage-mode-based sinusoidal oscillator 
This thesis brings up a new DHC technique which includes both time-mode-based 
and voltage-mode-based techniques to achieve a low THD sinusoidal output. Thus, not 
only the time shift sequence of square-wave signals can be designed, but also the 
corresponding summing coefficients can be devised. In this way, compared to previously 
introduced time-mode-based oscillator, the frequency of the input reference clock is 
greatly reduced without the degradation of spectrum purity of output sinusoidal 
waveform.  
The block diagram of the design is illustrated in Fig. 2.28. The input a square-wave 
clock with cycle period of     . Four pairs of complementary square-wave signals with 
cycle period of                are generated, and the corresponding time shift sequence 
is denoted as [               ]. And then, these square-wave signals are summed 
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up with different summing coefficient sequence [           ]. And thus, a staircase–
like signal is obtained. Fig. 2.29(a) and Fig. 2.29(b) demonstrate the spectrum of input 
and output signals of DHC module. It is seen that through the processing of the DHC 
module, the odd harmonics from 3rd to 13th are almost fully cancelled out. Though 15th 
and 17th harmonics are left uncompensated, they can be easily suppressed with a 3rd order 
passive RC filter.  
Through the mathematical calculation of the DHC theory,     , 
[               ]  [           ]  and [           ]  [           ]  are 
selected for the design. The time shift sequence can be also represented as phase shift 
sequence as [                      ]. 
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Fig. 2.28. DHC theory in time-voltage-mode-based sinusoidal oscillator 
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Fig. 2.29. Spectrum of DHC module (a) input (b) output  
 
 
2.7 Comparison of sinusoidal oscillator based on DHC technique 
As is already mentioned, feedback-based sinusoidal oscillators have great linearity 
limitation due to complexity of circuit implementation. Though it seems that it can avoid 
employing a high frequency clock reference at the input, an 80MHz clock is required to 
control the switched-capacitor (SC) BPF. Furthermore, two highly linear Opamps are 
used in the SC BPF, which will result in large power consumption compared to pure 
digital implementation of the open-loop-based oscillator.   
As for open-loop-based sinusoidal oscillator, the design complexity is largely 
reduced because the whole oscillator only consists of digital circuitry and passive 
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components. The work [4] only consumes 4.04mW and can achieve -72dB THD 
performance for the differential mode implementation in CMOS 0.13um technology, 
which shows overwhelming advantages over its counterparts in literature. However, one 
limitation for this design is that a 1.16GHz is required to generate a 10MHz sinusoidal 
output, which is very inefficient. The design proposed in this thesis only employs 
160MHz to generate 10MHz sinusoidal outputs. In addition, quadrature outputs are be 
generated is, and other performances, such as linearity, power consumption and design 
complexity are still competitive.    
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3. MATHEMATICAL ALGORITHM OF DHC TECHNIQUE 
Some conventional integrated circuits are capable of producing square-wave signal 
with 50% duty cycle and tunable frequency range, which is shown in Fig. 3.1. The input 
    is from a crystal oscillator with fixed frequency usually at kHz and MHz range. 
Frequency synthesizer generates periodic signal    with the desired programmable 
frequency. Digital buffer can increase the pulling up and down effort of the periodic 
signal to make it to be a square-wave   . A digital ÷2 dividing operation is employed to 
generate a new square-wave    with duty cycle of 50% at the cost of reduced frequency.  
 
Frequency 
synthesizer
Digital buffer ÷2 DividerVin
From crystal 
oscillator
V1 V3V2
 
Fig. 3.1. Conventional circuits to generate square-wave with 50% duty cycle 
 
 
Periodic square-wave signals are usually employed as the clock reference for an 
electronic system. In most cases,    without 50% duty cycle is sufficient, because only 
rising or falling edge of the square-wave signal is employed to track the operation of sub-
circuits in the system. However, to design a sinusoidal oscillator which can generate a 
sinusoidal output, 50% duty cycle square-wave is used as the input signal. 
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3.1 Introduction of DHC technique 
 A square-wave signal with 50% duty cycle can be expressed with Fourier 
expansion form in (1), and the spectrum response is shown in Fig. 3.2.  
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Fig. 3.2. Spectrum of a square wave with 50% duty cycle 
 
 
It’s observed that aside from fundamental tone locating at   , there are other odd 
harmonics with the amplitude which is reversely proportional to the order times. Thus, 
sinusoidal oscillator based on harmonic cancellation technique is required to maintain the 
fundamental tone while suppressing the harmonics.
                                      
 
As is shown in Fig. 3.3, the sinusoidal oscillator with DHC technique presented in 
this thesis consists of two major sub-systems: a DHC module and a LPF. DHC module 
target at suppressing low order harmonics, while a simple passive LPF is used mainly 
remove high order harmonics. The two steps are explained in detail as below. 
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Fig. 3.3. Two steps of sinusoidal oscillator 
 
 
In the first step, the output of DHC module is generated by adding several square-
waves with different time shifts and different amplitude coefficients. Phase shifts and 
corresponding summing coefficients are two sets of design parameters. Changing these 
parameters will result in different harmonic cancellation effect in frequency spectrum. In 
this work, the output of DHC module and the spectrum response are shown in Fig. 3.4. 
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Fig. 3.4. Waveform and spectrum of DHC module output signal 
 
54 
 
As is observed, the staircase-like signal for DHC module output has sharp edges 
and corners, but it emulates the outline shape of sinusoidal wave. From the spectrum 
response, it is showed that the low order odd harmonics, such as 3rd, 5th, 7th, 9th, 11th and 
13th harmonics are fully cancelled out, while 15th and 17th harmonics remain with 
comparatively larger amplitude. Actually, these uncompensated high order harmonics are 
the representation of edges and corners in the frequency domain. 
In the second step, LPF module is used to remove the uncompensated high order 
harmonics. The output waveform of LPF and the spectrum response is shown in Fig. 3.5. 
As the 15th, 17th and other higher order harmonics are far away from fundamental tone in 
the frequency domain, so the requirement for LPF is greatly relaxed. As a result, a 
passive 3rd order LPF is employed in this work.  
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Fig. 3.5. Waveform and spectrum of 3rd LPF output signal 
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3.2 Mathematical algorithm of DHC technique 
As is mentioned above, the square-wave signal with 50% duty cycle consists of an 
infinite sequence of odd harmonics with amplitudes obtained as follows.  
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Where   is the harmonic index,    is the fundamental frequency. 
Suppose time shift of    is imposed to the original square wave, the functions can 
be expressed as shown below: 
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At the same time, suppose time shift of     is imposed to the original square 
wave, the functions can be expressed as shown below: 
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 
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

                               
 
By adding the pair of complementary time-shifted square-wave signals, the 
          terms are cancelled, and only the           terms are left.  
              
   0 0
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 
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
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
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
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
                          
 
Where, time shift    is changed to phase shift angle   through the relationship 
      .  Assume there are   pairs of complementary square-wave signal with different 
phase shifts               , and they are summed up with different coefficients 
              , the overall Fourier expansion is obtained as :  
                                           
1
0
1,3,5... 0
8 1 n
i ioverall
k i
x Acos k sin k t
k
 

 
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 
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 
 
                        
 
 
As a result, the total harmonic distortion (THD) can be reduced by:  
 Maintain fundamental tone:  
1
1
0
8
, ( 1)
n
i i
i
C Acos k



    
 Minimize harmonics:  
1
0
8 1
, ( 1)
n
k i i
i
C Acos k k
k




    
For practical circuit design consideration,                variables cannot be 
randomly chosen. With the help of digital circuits, such as Johnson counter, or analog 
circuits, such as PLL and DLL, phase-shifted square-wave signals can be generated in the 
waveform shown in Fig. 3.6. These phase shifts are equally distributed based on the 
phase step of  
  
 
, and total phase shift number of  .  
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Q0
Q1
Q2
...
2π
2π
N
 
Fig. 3.6. Multi-phase square-wave signal waveforms  
 
 
  different square-wave               are denoted to the phase shifts of 
       
  
 
             respectively. Among them,   sets of complementary 
signals are chosen for the summation. Assume the complementary phase shift sequence is 
represented as [              ] . 
In the design of this thesis, as illustrated in Fig. 3.7, it is selected with     , 
    and [               ]  [           ] . And the corresponding 
summing coefficients [           ] for phase-shifted square-wave signals 
[               ]  are calculated by harmonic cancellation algorithm. The next 
sub-section will explain how to choose each design parameter for practical consideration. 
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Fig. 3.7. Summing operation of different phase shifts 
 
 
3.3 Selection of the design parameters  
It is already discussed that the main design parameters for DHC technique in this 
work include:  
  : the total number of phase shifts 
  : number of phase-shifted complementary signal pairs for summing 
 [             ]: complementary phase shift sequence 
  [          ] and [          ]: the ideal adding coefficient sequence and 
the practical one with a certain resolution 
A review of the paper [4] will help enhance the understanding of the parameters 
trade-offs. Implemented in TSMC 0.18um technology, the design includes the parameters 
as:      ,    , [               ]  [             ] and [           ] 
 [       ]. The highlight is the summing coefficients for each time-shifted square-wave 
path are identical. According to the explanation in the thesis, summing coefficient 
matching problem is largely relieved in this way. However, this is not a critical issue in 
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integrated circuit design. Some layout techniques, such as common centroid, 
interdigitization and randomization of the unit circuit components, can greatly reduce 
mismatches. On the other hand, the large division ratio  is costly for his work, which 
requires 1.16GHz signal to generate 10MHz output. And the processing of high 
frequency input, up to 1.16GHz in his work is impossible to fulfill for long channel 
technology like OnSemi 0.5um. In view of the speed limitations, by making the summing 
coefficients to be designable, the total time shift number   is much relaxed and 
sinusoidal signal can be achieved with competitive THD specification in OnSemi 0.5um 
technology. A discussion of how to choose all the design parameters based on the work 
of this thesis is presented in the next. 
3.3.1 How to select total phase shifts (N)  
In this work,      is selected with several considerations as follows:  
First of all, it is observed that with a larger  , more phase-shifted square-wave 
signals are available for harmonic cancellation operation, and thus more unwanted 
harmonics can be cancelled out. For example, if     , 3rd-9th odd harmonics can be 
ideally fully cancelled; if     , 3rd-11th odd harmonics can be ideally fully cancelled; 
while if     , 3rd-13th odd harmonics can be ideally fully cancelled.  
On the other hand, the larger   implies the increased design complexity, and 
degradation in harmonic cancellation is involved due to the mismatch issue. This is 
especially significant for the situation where   phase-shifted square-wave signals are 
produced by a multi-stage ring oscillator or delay locked loop. On the contrary, if the 
digital Johnson counter is employed to generate the   phase-shifted square-wave signals, 
an input clock of   times higher frequency of output signal is demanded. A large   will 
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suffer from the technology speed limitation. For example, OnSemi 0.5um technology 
which is used for the design of the thesis has a limit of processing speed for static logic as 
200MHz, and an output sinusoidal signal of 10MHz is required. If     , input clock 
signal is 160MHz, and the design is feasible. However, if   is larger than 20, the required 
input clock signal will exceed the technology speed limit and the whole design is 
unachievable. 
Moreover, both in-phase and quadrature sinusoidal signals are required at the same 
time for this application, so   should be the multiples of 4, such as 8, 12, 16 or 20. 
Because quadrature signals require phase shift of 90° which corresponds to the phase 
shift number of    . Thus only with     to be an integer can the quadrature sinusoidal 
outputs be realized. The details of quadrature output signals design are discussed at 
circuit implementation section. 
3.3.2 How to select complementary phase shift pairs for summing 
  is the number of total phase shifts to be chosen from   available phase shifts, and  
[             ] is denoted as the phase shift sequence. 
As is designed with     , four complementary pairs of square waves (   )  
with time shift sequence [           ]  are used to summed up to produce the 
sinusoidal signal. Though there are 16 different phases for summing, 8 phases are the 
inversion form of the other 8 phases. For example, the 1st phase is       and the 9th phase 
is       , and                        . For the summing of different phase shifts to 
cancel these harmonics, either 1st or 9th phase can be chosen according to the polarity of 
summing coefficient.  
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Considering differential and quadrature sinusoidal outputs are desired, all these 16 
different phases are demanded. 
3.3.3 How to calculate summing coefficients (magnitude) for the phase shift signals 
Based on the total time shifts of     , and     pairs of complementary phase-
shifted signals are selected,  the amplitude of fundamental tone which is designed to be 
maintained is: 
                    
      1 1 2 3
8
1 22.5 45 67.5C Acos A cos A cos

   
                   
While the amplitude of odd harmonics which are designed to be suppressed is:            
       
        1 2 3
8 1
1 22.5 45 67.5 3,5,7...kC Acos k A cos k A cos k k
k
        
   
As    is normalized to unity, there are three design variables         , which can lead 
to fully cancellation of 3rd, 5th and 7th harmonics as:
 
             
      
      
      
3 1 2 3
5 1 2 3
7 1 2 3
8 1
1 3 22.5 3 45 3 67.5 0
3
8 1
1 5 22.5 5 45 5 67.5 0
5
8 1
1 7 22.5 7 45 7 67.5 0
7
C A cos A cos A cos
C A cos A cos A cos
C A cos A cos A cos




        


        


        
          
 
It is solved that [           ]  [                      ] . A further observation 
shows that not only 3rd, 5th and 7th harmonics as targeted are fully cancelled, 9th, 11th and 
13th harmonics are also fully removed. 
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

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Is this a coincidence? By comparison between the summing coefficient of          and 
          , it obtained that: 
                              
   
   
   
22.5 cos (16 ) 22.5
45 cos (16 ) 45
67.5 cos (16 ) 67.5
cos m m
cos m m
cos m m
   
   
   
                                    
When        , it is found that                     are always satisfied. 
Consequently, when          are cancelled out,            are surely to be suppressed 
at the same time. 
In conclusion, summing coefficient [           ]  [                      ] 
are selected to realize fully cancellation of 3rd to 13th harmonics.  
3.3.4 How to select summing coefficient resolution 
As is obtained that precise summing coefficient for time shift sequence 
[           ] is [                      ] respectively. In such condition, the 3rd  
to 13th harmonics can be fully cancelled. 
However, in CMOS circuit implementation, the precise summing coefficient is 
impossible to achieve. The summing of signals with different ratios is realized by putting 
an array of identical unit cells side by side, and injecting each signal into a certain 
number of unit cells and combining all signals together. The identical unit components 
can be either passive components, such as resistors and capacitors, or active components, 
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such as current steering cell. Based on this idea of signal addition, the resolution of 
summing coefficient is determined by how many unit cells can be used for addition.  To 
implement adding coefficients of [                      ] with  -bit resolution, the 
unit cell number array [           ] can be derived with the equation:  
 
 
0 1 2 3
1, 1.8478, 1.4142, 0.7654
, , ,
1.8478 2H
round   
 
  
 
 
As a result, the unit cell number array for different resolution is shown in Table I. 
With a higher resolution, a larger number of unit cells are required, and the equivalent 
summing coefficient is closer to the precise value.   
Table I 
 UNIT COMPONENT NUMBER FOR EACH SUMMING PHASE 
 α0 α1 α2 α3 
Bit=3 4 8 6 3 
Bit=4 9 16 12 7 
Bit=5 17 32 24 13 
Bit=6 35 64 49 27 
Bit=7 69 128 98 52 
 
 
Also, the corresponding spectrum response for the summing coefficient resolution 
is illustrated in Table II-VI and Fig. 3.8-3.12. 
 
Table II 
HARMONIC DISTORTION OF DHC TECHNIQUE (RESOLUTION=3BIT) 
Spectrum order 1st 3rd 5th 7th 9th 11th 13th 15th 17th 
Amp (dB) 26.6 -34 -17.4 -25.4 -27.5 -24.2 -46.7 3.07 1.99 
Harmonic distortion  HD3 HD5 HD7 HD9 HD11 HD13 HD15 HD17 
(dB)  -60.6 -44 -52 -54.1 -50.8 -73.3 -23.5 -24.6 
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Fig. 3.8: Spectrum of digital harmonic cancellation signal: resolution=3bit 
 
Table III  
HARMONIC DISTORTION OF DHC TECHNIQUE (RESOLUTION=4BIT) 
Spectrum order 1st 3rd 5th 7th 9th 11th 13th 15th 17th 
Amp (dB) 33 -22.8 -13.2 -47 -49.2 -20.1 -35.5 9.44 8.36 
Harmonic distortion  HD3 HD5 HD7 HD9 HD11 HD13 HD15 HD17 
(dB)  -55.8 -46.2 -80 -82.2 -53.1 -68.5 -23.6 -24.6 
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Fig. 3.9: Spectrum of digital harmonic cancellation signal: resolution=4bit 
 
Table IV  
HARMONIC DISTORTION OF DHC TECHNIQUE (RESOLUTION=5BIT) 
Spectrum order 1st 3rd 5th 7th 9th 11th 13th 15th 17th 
Amp (dB) 38.8 -19 -25.6 -19.7 -21.9 -32.5 -31.7 15.3 14.2 
Harmonic distortion  HD3 HD5 HD7 HD9 HD11 HD13 HD15 HD17 
(dB)  -57.8 -64.4 -58.5 -60.7 -71.3 -70.5 -23.5 -24.6 
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Fig. 3.10: Spectrum of digital harmonic cancellation signal: resolution=5bit 
 
Table V  
HARMONIC DISTORTION OF DHC TECHNIQUE (RESOLUTION=6BIT) 
Spectrum order 1st 3rd 5th 7th 9th 11th 13th 15th 17th 
Amp (dB) 45 -27.3 -13.8 -29.3 -31.5 -20.6 -40.1 21.4 20.4 
Harmonic distortion  HD3 HD5 HD7 HD9 HD11 HD13 HD15 HD17 
(dB)  -72.3 -58.7 -74.3 -76.5 -65.6 -85.1 -23.6 -24.6 
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Fig. 3.11: Spectrum of digital harmonic cancellation signal: resolution=6bit 
 
 
Table VI  
HARMONIC DISTORTION OF DHC TECHNIQUE (RESOLUTION=7BIT) 
Spectrum order 1st 3rd 5th 7th 9th 11th 13th 15th 17th 
Amp (dB) 50.9 -18.5 -21.9 -27.1 -29.3 -28.8 -31.3 27.4 26.3 
Harmonic distortion  HD3 HD5 HD7 HD9 HD11 HD13 HD15 HD17 
(dB)  -69.5 -72.8 -78 -80.2 -79.7 -82.2 -23.5 -24.6 
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Fig. 3.12: Spectrum of digital harmonic cancellation signal: resolution=7bit 
 
 
The total harmonic distortions of 3rd to 13th odd harmonics are listed in Table VII. 
Higher resolution results in better harmonic distortion effect, but at the cost of larger 
volume of unit cells to be employed. Moreover, even good THD performance can be 
achieved with high resolution, but it will be overshadowed by the mismatches, which is 
caused by PVT variation on silicon.   
 
Table VII 
 HARMONIC DISTORTION FOR DIFFERENT RESOLUTION 
Resolution 3-bit 4-bit 5-bit 6-bit 7-bit 
THD -43.9dB -46.2dB -57.8dB -58.7dB -69.5dB 
 
 
Finally, 5-bit resolution is selected for the trade-off considerations. 
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3.4 Time shift mismatch and summing coefficient mismatch analysis 
Either systematic error brought by the design or random error brought by process 
variation will always accompany with any CMOS circuit design. So it is inevitable to 
consider how these non-idealities affect the performance of the circuit. In this work, the 
harmonic distortion performance is analyzed based on two factors of mismatch: 
 The time/phase shift mismatches  
 The summing coefficient mismatches  
It is assumed that these two types of mismatches are in the Gaussian distribution. 
Time shift mismatches are based on time shift sequence as  [               ]   
[           ] , while summing coefficient mismatches are also based on 5-bit 
resolution summing coefficient [           ]  [           ]. As mismatch usually 
has most significant influence on 3rd harmonic tone, HD3 is chosen as the indicator for 
harmonic purity performance. Other order of harmonic distortions are analyzed but not 
discussed here.  
In the spectrum of DHC module output signal, the absolute amplitude of the 
fundamental tone is large and therefore insensitive to mismatch, which can be expressed 
as: 
3
0
8 2
fundamental_tone i i
i
Cos m
N


 
  
   
  
  
3rd harmonic tone is cancelled out with DHC technique, so the absolute amplitude 
is weak and therefore very sensitive to mismatch. So the amplitude of 3rd harmonics 
without and with mismatch can be expressed as: 
3
0
8 1 2
3rd_harmonic_w/o_mismatch 3
3
i i
i
Cos m
N


 
  
   
  
  
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 
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  
HD3 with mismatch can be expressed as: 
3rd_harmonic_w_mismatch
HD3_w_mismatch=
fundamental_tone
 
Where     and     are summing coefficient mismatch and time shift mismatch 
respectively. Both of the two mismatches are assumed in Matlab with the mean of zero 
and a certain variance in Gaussian distribution. With 5-bit summing coefficient 
resolution, the HD3 is -57.8dB ideally. However, if mismatch is added, HD3 
specification will be degraded. 
Time shift mismatch is chosen with variance of 0.5%, 1% and 2% with regard to a 
cycle period, and summing coefficient mismatch is chosen with variance of 1%, 2% and 
4% with regard to its actual value. A large amount (2000) of independent simulations is 
executed and HD3 performance is illustrated in histogram from Fig. 3.13 to Fig. 3.21. 
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Fig. 3.13. HD3: Time shift mismatch=0.5%; summing coefficient mismatch=1% 
 
 
 
Fig. 3.14. HD3: Time shift mismatch=0.5%; summing coefficient mismatch=2% 
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Fig. 3.15. HD3: Time shift mismatch=0.5%; summing coefficient mismatch=4% 
 
 
 
Fig. 3.16. HD3: Time shift mismatch=1%; summing coefficient mismatch=1% 
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Fig. 3.17. HD3: Time shift mismatch=1%; summing coefficient mismatch=2% 
 
 
 
Fig. 3.18. HD3: Time shift mismatch=1%; summing coefficient mismatch=4% 
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Fig. 3.19. HD3: Time shift mismatch=2%; summing coefficient mismatch=1% 
 
 
 
Fig. 3.20. HD3: Time shift mismatch=2%; summing coefficient mismatch=2% 
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Fig. 3.21. HD3: Time shift mismatch=2%; summing coefficient mismatch=4% 
 
Table VIII 
HD3 PERFORMANCE BASED ON DIFFERENT MISMATCHES 
HD3(mean value) Time shift 0.5% Time shift 1% Time shift 2% 
Summing coeff 1% -50.7dB -44.6dB -39.3dB 
Summing coeff 2% -49.9dB -44.6dB -39.5dB 
Summing coeff 4% -47.8dB -44.7dB -39.4dB 
 
 
From Table VIII, it is observed that time shift mismatch will have much more 
influence than summing coefficient mismatch on HD3 performance. If the output 
frequency of the whole system is 10MHz, the period is 100ns, 0.5% phase mismatch is 
0.5ns, which is possible to be realized with digital circuit. In addition, utilizing 
interdigitized layout techniques for the summing cells (summing string resistors for the 
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proposed work), 4% summing coefficient mismatch is also an attainable value. 
Consequently, -50dB is a reasonable specification for HD3 with the DHC technique.  
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4. PROPOSED SINUSOIDAL OSCILLATOR SYSTEM 
4.1 Overall diagram of sinusoidal oscillator system 
 
The block diagram for proposed sinusoidal oscillator system and corresponding 
waveform illustration are shown in Fig. 4.1. 
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Fig. 4.1. Function diagram of proposed sinusoidal oscillator system 
 
 
A frequency synthesizer is used to generate the master clock running at a one 
decade frequency, from 16MHz to 160MHz. The master clock is fed into two ÷10 
dividers in serial connection to span the frequency range of the oscillator. The frequency 
synthesizer combined with the frequency dividers provides three signal paths, which is 
16MHz-160MHz, 1.6MHz-16MHz, 160kHz-1.6MHz. A digital multiplier (DMUX) is 
employed to select one of the three signal paths. Next, a digital multi-phase generator is 
used to generate 16 square-wave signals with different phase shifts at a 16 times lower 
frequency, which is 1MHz-10MHz, or 100kHz-1MHz, or 10kHz-100kHz. In order to 
78 
 
eliminate the non-uniform time delay, a multi-phase synchronizer is used to align all the 
signals to the falling edge of reference clock. Resistor string summer adds up the multi-
phase square-wave signals by with different coefficient to cancel out some of the 
unwanted low order harmonics. Finally, LPF is used to suppress the uncompensated high 
order harmonics. Besides, several digitals buffers are inserted between the adjacent 
building blocks to increase the drivability and overcome the parasitic problem. 
The design considerations for each module are expanded in the discussion as below. 
4.2 Frequency divider  
Frequency divider module consists of two frequency dividers with dividing ratio of 
ten, and each ÷10 divider stage is made of ÷5 divider and ÷2 divider connected in series, 
as shown in Fig. 4.2. The basic elements for the dividers are D flip-flops. Based on the 
choices of the D flip-flops, the dividers are involved with different design complexity and 
behavior performance. Typically, static logic and dynamic logic are two design 
methodologies. 
 
D Q
Clk
Q
D Q
Clk
Q
D Q
Clk
Q
D Q
Clk
Q
IN
OUT
÷5 divider ÷2 divider  
Fig. 4.2. ÷10 divider implemented with DFF. 
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Static logic D flip-flops are widely employed in digital CMOS integrated circuits. 
The principle of static logic can be phrased as there is always low-impedance path 
between the output and either the supply voltage or the ground. So it can operate at very 
low frequency. Fig. 4.3 shows a positive edge triggered D flip-flop made of NAND gates. 
Moreover, D flip-flops can also be implemented with NOR gates. Considering NOR 
gates have several PMOS transistors in series, which make it slower due to poor mobility 
of PMOS, NAND gates are usually preferred over NOR gates for the implementation of 
digital circuits.  
 
Clk
D
Q
Q
D Q
Clk
Q
 
Fig. 4.3. D flip-flop with NAND gates (static logic) 
 
 
Dynamic logic is distinguished from static logic by exploiting temporary storage of 
information in stray and gate capacitance. Thus, dynamic logic circuits are usually faster 
than static counterparts, and need less silicon area, but involve in more complicated 
design and more power consumption. Another feature or disadvantage for dynamic logic 
circuits is that they cannot operate at very low frequency which is unable to sustain 
dynamic transition of signals in the circuits. 
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Dynamic logic methodology mainly includes true single phase clock (TSPC) and 
current mode logic (CML). The illustration of TSPC is depicted in Fig. 4.4. However, 
frequency dividers are followed by digital buffers and multiplier, which apply static logic 
and are the bottleneck for the speed consideration. So it is unfeasible to use dynamic 
logic divider in this work. 
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Fig. 4.4. TSPC ÷2 divider 
 
 
4.3 Digital multiplexer (DMUX)  
Three master clock paths, which cover three frequency decades, are available to 
feed into the next stages. Thus, digital Multiplexer (DMUX) is used to select one master 
clock path as required in the measurement. As is shown in Fig. 4.5, the DMUX module 
consists of three identical DMUX cells. For one DMUX cell,    and    operate as 
complementary switches to turn on and off the first signal path. To be specific, when   
and  ̅ are connected to     and     respectively,    and    are turned on, and this 
DMUX cell is able to conduct the corresponding master clock to output, and vice versa. 
Each time, only one DMUX cell is turned on, and the other two are turned off. 
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Fig. 4.5. Digital MUX (a) DMUX cell (b) DMUX 
 
 
4.4 Multi-phase generator  
After a certain master clock is selected, digital multi-phase generator is used to 
generate 16 different phase-shifted square-wave signals at a 16 times lower frequency. 
Some alternatives are available to generate square-wave signals of multiple phase 
shifts on silicon, such as multi-stage ring oscillator based frequency synthesizer and DLL. 
Frequency synthesizer can realize accurate frequency control, and multi-stage ring 
oscillator can generate output square-wave signals with required time shifts. [19]-[21] 
provides the design examples for the multi-stage ring oscillator.  -stage ring oscillator 
and each stage implementation are illustrated in Fig. 4.6. 
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Fig. 4.6. (a) N stage ring oscillator (b) Each cell implementation 
 
 
Here,    is a variable resistor implemented with a complementary transmission 
gate (TG). By changing the complementary control signal of TG (      and      ̅̅ ̅̅ ̅̅ ̅), the 
correlated resistance     will be changed.    is the parasitic capacitance of next stage, 
and    is the transconductance of    and   . As a result, the delay   of each stage 
can be calculated as: 
 1Cp Gm Rv
Gm

  
  
And the corresponding oscillation frequency is: 
 
1 1
2 2 1
osc
Gm
f
N N Cp Gm Rv
  
  
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Consequently, the   stage ring oscillator has frequency tuning mechanism by changing 
      and      ̅̅ ̅̅ ̅̅ ̅. 
Compared to the digital alternative approach which will be discussed later, multi-
stage ring oscillator can reach much higher frequency. The reason is that there is no 
frequency dividing down from master clock to output. However, due to the process 
variation of each stage of ring oscillator, phase shift mismatch is comparatively large and 
intolerable, which degrades the sinusoidal signal purity greatly. Although self-calibration 
approach in [22], [23] is introduced to minimize the phase mismatch issue of multi-phase 
oscillator, the increased complexity of the design, area and power consumption is 
involved. In comparison, the digital multi-phase generator is sufficient to satisfy the 
speed requirement for the system, but can achieve better accuracy, less area and power 
consumption. DLL implementation is a similar approach as multi-stage ring oscillator 
based frequency synthesizer, it uses delay line instead of ring oscillator to generate 
multiple phases and thus also suffers from similar problems. 
Digital multi-phase generator, which is employed in the design of the thesis, is 
shown in Fig. 4.7. The digital multi-phase generator consists of 16 identical positive-
edge-triggered D flip-flips with      . Suppose     input of the multi-phase is a square-
wave of 160MHz, 10MHz identical square wave signals with 16 consecutive phases 
  
    
  
             are obtained from outputs          .  
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Fig. 4.7. Digital multi-phase generator 
 
 
The 8 D flip-flops in the first row form a Johnson counter, which has the function 
of register shifting. Fig. 4.8 illustrates how the Johnson counter works in this work.  
 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16Clk
Q0
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Reset
 
Fig. 4.8. Johnson counter operation waveform 
 
 
At the beginning, all          are reset to low voltage. For the first D flip-flop,  
  ̅̅̅̅  and    are the data input and output respectively. The operation of     follow    ̅̅̅̅  is 
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triggered on the rising edge of the first clock cycle and    flips up. In the next,    
follows    on the second rising edge of clock cycle and flips up,     follows    on the 
third rising edge of clock cycle and flips up, and so forth. On the 8th rising edge of clock 
cycle, the first D flip-flop detects low voltage of    ̅̅̅̅  as the data input, and makes    flip 
down. As a result, the first 8 phase-shifted square-wave signals are generated. 
The other 8 phase-shifted square-wave signals are actually the inversion pattern of  
        . The  ̅ outputs of first 8 D flip-flops are supposed to these patterns of 
signals. However, considering there is intrinsic time delay for   and  ̅ outputs of the 
same D flip-flop based on static logic implementation, the harmonic cancellation effect 
will be affected. To solve this issue, another 8 D flip-flops in the second row are 
connected in series with input from   , and outputs to be          . Eventually, 
          are the 16 phase-shifted square-wave signals to feed to the next stage for 
summation.  
4.5 Multi-phase synchronizer 
In the digital multi-phase generator module, optimized design and layout 
techniques are employed to reduce the phase shift mismatch from different signal paths 
         . Multi-phase synchronizer, though unnecessary, but strongly 
recommended to implement, can improve the phase matching on top of other techniques. 
And it can be also regarded as digital calibration for these signals.  
Fig. 4.9 shows the multi-phase synchronizer circuit implementation.     is the 
master clock of the system, and     ̅̅̅̅̅ is the inverted pattern of the clock. Both     and 
   ̅̅ ̅̅̅ are buffered and used as the control signal for the transmission gates on the path of 
each phase-shifted signal.  
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Fig. 4.9. Multi-phase synchronizer circuit 
 
 
The waveform of multi-phase synchronizer inputs and outputs are visualized in 
Fig. 4.10, where only signals in    and    paths are illustrated as example.  
 
1 2 3 4 5 6 7 8 9 10 11Clk
Q0(in)
Q0(out)
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Fig. 4.10. Multi-phase synchronizer waveform 
 
 
The grey area along with rising and falling edge of the synchronizer inputs are 
undeterministic timing variation. With the help of transmission gate,        in each 
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signal path is able to synchronize with the falling edge of    , and the phase shift 
sequence for all signal paths are maintained. Consequently, the timing accuracy of the 16 
different phase-shifted square-wave signal can be improved in this way. 
4.6 Resistor string summer  
Resistor string summer is used to sum up the phase-shifted square-wave signals 
with given coefficients calculated from mathematical tools. Aside from resistor string 
summer, there are also other alternatives to realize the same function. For active circuit 
implementation, current steering summer is widely used especially for digital-to-analog 
convertor (DAC) applications. For passive circuit implementation, either resistors or 
capacitors can be used as the elements of the summer.  
Current steering summer is a very prominent approach for summer due to its high 
speed operation and small area occupied. And [24], [25] give some example of current 
steering summer design based on different systems. Fig. 4.11 illustrates the circuit 
implementation of current steering summer in differential mode. 
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Fig. 4.11. Current steering summer 
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 The square-wave signals of different phase shifts are injected to the gates of 
differential transistor pairs         . The summer coefficient of each input signal is 
implemented by giving bottom current sources different values as          . Finally, all 
the currents are summed up at the load resistor   , and differential output voltage is 
obtained at      and     . 
The limitation of current steering summer is the active circuit intrinsic nature, 
which suffers more or less from linearity problem. Especially when large output swing is 
desired and low supply voltage is employed in advanced CMOS technology, the issue 
becomes more severe. In addition, In addition, the low output impedance of current 
steering summer is difficult to drive passive LPF, and simple digital buffers cannot be 
inserted. Instead, although resistor string summer is slower than current steering summer, 
it can overcome other limitations of current steering summer. And to process a MHz 
range signal summation, resistor string summer is sufficient with good matching 
accuracy. 
 As is discussed that from mathematical calculation, the accurate summing 
coefficient for time shift sequence [               ]  [           ]  is 
[           ]   [                      ]. With approximation of 5-bit resolution, 
the new summing coefficient which can be realized in circuit is  
[           ]   [           ]. For the resistor string summer, if all unit resistors are 
connected in parallel to do the summing operation, [           ] is the number of unit 
resistors for each signal path. The architecture for resistor string summer connected in 
parallel is showed in Fig. 4.12. 
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... ...
IN(+0) IN(-0)
... ...
IN(+1) IN(-1)
α0=17 α0=17 α1=32 α1=32
... ...
IN(+2) IN(-2)
... ...
IN(+3) IN(-3)
α2=24 α2=24 α3=13 α3=13 OUT
 
Fig. 4.12. Resistor string summer with parallel architecture 
 
 
However, as is shown in Fig. 4.13, the parallel resistors will result in a very small 
equivalent resistance, which will bring up significant matching issue with the 
consideration of the output resistance of buffers which drive each signal path of the 
summer. 
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Fig. 4.13. Equivalent resistor string summer in parallel 
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 Another way to implement resistor string summer is to put all the unit resistors for 
each signal path in series, as shown in Fig. 4.14. As the larger number of unit resistors for 
a certain signal path is, the less current is injected from the corresponding input, so the 
summing coefficient should be inversely proportional to [           ]. After calculation, 
the new summing coefficient for time shift sequence [           ]  is   
[           ]  [           ].  
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Fig. 4.14. Resistor string summer in series 
 
 
The equivalent resistor string summer for the architecture in series is showed in 
Fig. 4.15. The unit resistor is    , and the buffer output resistance is less than    . The 
accuracy of the summer is not affected by considering the buffer output resistance. 
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Fig. 4.15. Equivalent resistor string summer in series 
 
 
The quadrature output sinusoidal signals with differential mode are required in this 
design. Differential operation has a higher immunity to environment noise and also even 
harmonics can be suppressed [26]. And quadrature outputs are used to realize the 
demodulation operation for the bio-impedance spectroscopy application.  
Based on the total phase shifts N=16, time shift sequence [           ] is a 
fundamental pattern to lead to one version of sinusoidal output. As is already learned, 
there are 16 time-shifted signals named               provided from multi-phase 
signal generator. As is shown in Table IX, phase of a whole cycle is 360°, which 
corresponds to 16 time shifts. Considering there is 180° phase shift between the 
differential signals, which corresponds to 8 time shifts. While there is 90° phase shift 
between the quadrature signals, indicating 4 time shifts. Fig. 4.16 provides a more 
intuitive view of comparing the differential pattern and the quadrature pattern compared 
with the main pattern version in time domain. 
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Table IX 
PHASE SHIFT AND TIME SHIFT CONVERSION FOR N=16 
 One cycle Differential Quadrature 
Phase shift 360° 180° 90° 
Time shift 16 8 4 
 
 
4 time shifts8 time shifts
Main 
pattern
time time
Differential 
pattern
Main 
pattern
Quadrature 
pattern
 
Fig. 4.16. Quadrature output waveform in differential mode 
 
 
To obtain the quadrature output waveform, the total time shifts N is required to be 
integer times of 4, such as 12, 16, 20 and 24. The Table X takes N=18 as an example to 
explain the reason. In this case, the time shift for quadrature signals is 4.5, which is 
unattainable in the circuit implementation. That’s why it fails for our purpose of the 
design. 
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Table X 
PHASE SHIFT AND TIME SHIFT CONVERSION FOR N=18 
 One cycle Differential Quadrature 
Phase shift 360° 180° 90° 
Time shift 18 9 4.5 
 
 
Consequently, with 16 phase-shifted square-wave signals               
available, the required signal paths for each sinusoidal signal version are listed in Table 
XI. And I+, I-, Q+, Q- are the four branches of differential and quadrature output signals. 
 
Table XI 
REQUIRED SIGNAL PATHS FOR EACH SINE SIGNAL VERSION 
 IN(+0) IN(-0) IN(+1) IN(-1) IN(+2) IN(-2) IN(+3) IN(-3) 
I+ Q0 Q0 Q1 Q15 Q2 Q14 Q3 Q13 
I- Q8 Q8 Q9 Q7 Q10 Q6 Q11 Q5 
Q+ Q4 Q4 Q5 Q3 Q6 Q2 Q7 Q1 
Q- Q12 Q12 Q13 Q11 Q14 Q10 Q15 Q9 
 
 
As is shown in Fig. 4.17, to reduce the summing coefficient mismatches brought by 
process variation, interdigitized technique should be applied to the layout of resistor 
string summer. Moreover, the unit resistor sequence for each path is fully randomized, 
which is listed in Table XII. And the number 1, 2, 3 and 4 denote the unit resistor from 
the four signal paths                         respectively..  
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Fig. 4.17: Layout of resistor string adder 
 
Table XII 
 RESISTOR STRING ADDER SEQUENCE 
Row Resistor string finger sequence 
1st 4 2 3 4 1 4 1 4 4 4 2 4 1 1 1 
2 3 4 1 4 3 4 4 4 1 4 4 4 4   
2nd 4 4 3 1 3 2 1 4 4 4 3 3 4 2 3 
4 2 4 3 4 1 1 2 2 1 4 1 3 1   
3rd 3 3 1 1 2 3 4 3 1 4 2 1 2 2 4 
1 4 1 3 1 1 1 2 4 3 1 3       
 
 
4.7 Passive RC LPF  
All circuits discussed above make up the DHC module, which cancels out the low 
order harmonics. A LPF as the last stage is used to eliminate the uncompensated high 
order harmonics to obtain a highly linear sinusoidal wave eventually. 
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Though passive RC LPF is selected as the final architecture for the filter, some 
other active alternatives are already considered. Active RC filter and Gm-C filter, though 
can achieve accurate tuning of bandwidth, voltage gain higher than unity and high Q-
factor, suffer from the inherent linearity restriction and large power consumption. 
Switched capacitor (SC) filter has aliasing issue, and also non-overlapping clocks with 
very high frequency are required. As for passive RC filter, it occupies large silicon area, 
has low frequency range behavior and has DC gain less than unity. But the benefit of 
high linearity feature makes it a suitable option for this system.  The 3rd order is chosen 
for the passive RC filter, and it is sufficient to suppress the uncompensated 15th and 17th 
harmonics. 
For the passive RC LPF design, there is also concern of how to tune the bandwidth 
of the filter. If both resistors and capacitors can be programmable in certain scale, the 
silicon area occupied by LPF can be largely minimized. However, CMOS switches, 
which control the tuning operation, introduce both parasitic capacitance and resistance. 
For the case of resistor tuning, if there is large voltage swing for the signal passing 
through LPF, the equivalent on-resistance of CMOS switches vary with the voltage level. 
As a result, the linearity of the whole filter is degraded. Instead, the switches which are 
used to tune the capacitor bank can avoid this issue when placing them at the bottom 
plates of the capacitors. Eventually, the LPF in this work is programmable based on 
tuning capacitor bank. 
The other problem for the LPF design is the very wide bandwidth tuning range 
which covers three frequency decades. Based on the author’s knowledge from literature 
works and industrial products, all designs which involve in wide bandwidth tuning range 
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for passive filters are implemented with discrete components on PCB. As required for the 
design of this thesis, three frequency decades indicates the capacitance value of the 
capacitor bank should be tunable in 1000 times range. For double-poly capacitor which is 
used in LPF design, the bottom plate to substrate parasitic capacitor is as much as 10% of 
main capacitance. So it is unpractical to make the minimum capacitor tunable step as 
large as the parasitic capacitance of some larger tunable capacitors in the capacitor bank. 
In addition, to realize the very low bandwidth for the LPF, very large resistors or 
capacitors are required which surpass silicon area quota. Consequently, this chip only 
tests the frequency range from around 0.1MHz to 1MHz.  
The LPF hierarchy design is illustrated in Fig. 4.18. Fig. 4.18(a) is the capacitor 
bank implementation which uses 10 control signals C1, C2,…C10 to enable and disable 
10 identical unit capacitor of 0.82pF for each. Fig. 4.18(b) is a LPF cell to process a 
certain signal path coming from resistor string summer. And Fig. 4.18(c) shows four LPF 
cells with a whole LPF module to process all four signal paths, which are          and 
   respectively. 
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(a) 
Fig. 4.18: LPF hierarchy design (a) capacitor bank (b) LPF cell (c) LPF module 
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(c) 
Fig. 4.18: Continued 
 
 
The simulation finds out the bandwidth for LPF by enabling different number of 
capacitors with capacitor bank in Table XIII. 
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Table XIII  
PROGRAMMABLE BANDWIDTH OF LPF 
Number of capacitors Bandwidth 
1 1.45MHz 
2 0.91MHz 
3 0.67MHz 
4 0.52MHz 
5 0.42MHz 
6 0.37MHz 
7 0.32MHz 
8 0.28MHz 
9 0.25MHz 
10 0.23MHz 
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5. EXPERIMENTAL/SIMULATION RESULTS (0.5um/0.18um)    
The proposed architecture is designed with OnSemi 0.5um technology and IBM 
0.18um technology respectively. For the 0.5um technology design, the chip is already 
taped out and measured. The experimental results are presented in this section. As for the 
0.18um technology design, it is still in the phase of schematic design and layout, and the 
chip is scheduled to be submitted for fabrication and tested later. Thus, the schematic 
simulation is shown in this section. 
5.1 Experimental results for 0.5um technology design 
The proposed sinusoidal oscillator was fabricated in OnSemi 0.5um technology. 
The chip has area of 0.76mm2 and packaged with DIP40. The chip micrograph is shown 
in Fig. 5.1.  
 
 
Fig. 5.1. Chip micrograph  
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5.1.1 Test bench setup 
The PCB for testing the sinusoidal oscillator is fabricated using two-layer copper 
plate. Test setup for PCB is illustrated briefly in Fig. 5.2. DIP switch on the top is used to 
select the required frequency range, and DIP switch at the bottom is used to tune the LPF 
bandwidth. Tactile switch is employed to reset the D flip-flops of multi-phase generator 
when the whole test board circuits are powered on. Switch debouncer is used to suppress 
the voltage ringing by pushing the button of tactile switch. Moreover, the power supply 
of the chip is provided from a LDO. The oscilloscope is with the model of Tektronix 
TDS 3054, which has the sampling rate of 5Gs/s. 
 
Sinusoidal Oscillator
(Package:DIP40)
S1
DIP Switch
Tactile Switch
Switch Debouncer
IC
...
... C1,C2...C10
S2 S3
DIP Switch
I+
I-
Q+
Q-
Reset
Oscilloscope
Clk
Clk generator
 
Fig. 5.2. Test setup 
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Fig. 5.3. PCB photo 
 
 
The photos of the PCB for testing are shown in Fig. 5.3. And the photos of 
oscilloscope when showing the differential sinusoidal signals and quadrature sinusoidal 
signals are demonstrated in Fig. 5.4 and Fig. 5.5. 
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Fig. 5.4. Differential sinusoidal signals from oscilloscope 
 
 
Fig. 5.5. Quadrature sinusoidal signals from oscilloscope 
 
 
5.1.2 Experimental results 
The waveform data of sinusoidal oscillator output is observed and recorded from 
the oscilloscope, and it is imported into the computer to do the post-processing with 
Matlab. The time domain waveform is showed in Fig. 5.6. As is seen, the waveform 
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demonstrates very good sinusoidal shape, but with high frequency noise accompanied 
with the signal. The high frequency noise results mainly from the design of this 
sinusoidal chip.  The isolation for the power supply to provide high frequency master 
clock signal and the power supply of buffers to drive the low frequency phase-shifted 
square wave signals is neglected. Thus, there will cause the interference of signals 
through power supply, and purity of the sinusoidal signals is degraded.  This deficiency 
can be solved in the design of next run.  
 
 
Fig. 5.6. Sinusoidal output waveform 
 
 
Fig. 5.7 shows the spectrum of a sinusoidal output waveform when the LPF 
module is shut off. As it clearly demonstrates that the low order harmonic signals are 
cancelled out through the DHC module, while the 15th and 17th are left uncompensated. 
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However, when LPF module is introduced, these uncompensated high order harmonics 
will be largely suppressed.  
 
 
Fig. 5.7. Spectrum of sinusoidal output without LPF 
 
 
The spectrum analysis is carried for the output sinusoidal signals with frequency 
range from 0.1MHz to 0.9MHz with 0.1MHz interval. One spectrum graph showed in 
Fig. 5.8 is for 0.9MHz output signal. As it is observed, the HD2 is -59.74dB and HD3 is -
60dB. Also, there is another obvious tone at the high frequency which is around 16 times 
of the output frequency. The harmonic is not the uncompensated harmonics, instead this 
is the interference from the master clock, which is conveyed and injected to output signal 
through power supply line. Other HD2 and HD3 data for different frequency is showed in 
Fig. 5.9. The reason for the harmonic distortion degradation at lower frequency is 
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because the LPF design for lower frequency includes a very large tunable capacitor. With 
the limitation of chip area, this required total tunable capacitance value is reduced for the 
practical consideration. 
 
Fig. 5.8. Spectrum of sinusoidal signal at 0.9MHz 
 
 
Fig. 5.9. HD2 and HD3 vs. output frequency 
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5.2 Simulation results for 0.18um technology 
The proposed architecture is also implemented in IBM 0.18um technology. And 
there are two aspects of improvement to implement the circuit in this advanced 
technology.   
Firstly, there is technology performance improvement. Design in 0.18um is faster, 
consume less power and area. Moreover, MIM capacitor is available, and less parasitic 
capacitance is involved, which is good news for the precision of LPF design. In addition, 
QFN package is employed for the package, and less parasitic capacitance and bondwire 
inductance is involved.  
Secondly, there is some design modification and improvement. As a faster 
technology is used, the new work will focus on the frequency range of 10-40MHz with 
quadrature output. Moreover, better clock distribution for the multi-phase synchronizer 
module is used to reduce phase mismatches. In addition, separate power supply and 
ground is provided for the sensitive circuit modules to reduce noise level and cross-talk 
phenomenon. Also, the design variables for the system are optimized.  
The preliminary simulation results are obtained as following. Fig. 5.10 shows the 
differential output waveform of sinusoidal oscillator, and Fig. 5.11 shows the 
corresponding spectrum response with 10MHz output. As if observed that HD2=-
83.13dB, HD3=-72.19dB, HD5=-72.24dB, HD15=-75.9dB and HD17=-80.43dB. This 
harmonic distortion performance reflects that: 
1. Even harmonics are suppressed with differential mode. 
2. Odd harmonics are cancelled out with digital harmonic distortion technique. 
3. 15th and 17th harmonics are fully suppressed with low pass filter. 
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Fig. 5.10. Differential output waveform of sinusoidal oscillator 
 
 
 
Fig. 5.11. Spectrum response for 10MHz output sinusoidal signal 
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In addition, the sinusoidal oscillator is with power supply of 1V and consumes 
0.44mW for 10MHz output.  
5.3 Comparison of state-of-art 
 
Table XIV 
SINUSOIDAL OSCILLATOR COMPARISON 
 JSSC’ 2010 
[4] 
 
JSSC’ 2007 
[18] 
JET’ 2011 
[27]* 
This work 
(0.5um) 
This work 
(0.18um)** 
Frequency 10MHz 10MHz 40.7MHz 0.9MHz 10MHz 
Power 4.04mW 20.1mW Not reported 2.98mW 0.4mW 
Area 0.186mm
2
 0.2mm
2
 0.1mm
2
 0.76mm
2
 
------------
 
Technology 0.13um 0.35um 0.35um 0.5um 0.18um 
Supply 1.2V 3.3V Not reported 2.5V 1V 
THD -72dB -54.8dB -72dB -60dB -72dB 
Quadrature No No No Yes Yes 
 
 
* This work only has post-layout simulation results. 
** The design only includes schematic simulation results for the moment.  
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6. CONCLUSION 
A novel architecture has been proposed for the sinusoidal oscillator which employs 
digital harmonic cancellation technique to remove low order harmonic tones. This 
architecture delivers quadrature sinusoidal signals with frequency tunable over a certain 
frequency range. Due to the digital nature of this technique, this architecture consumes 
less power, more insusceptible to noise and it is easy to be redesigned in a different 
CMOS technology. A 3rd order low pass filter is used to as an auxiliary module to remove 
high order harmonics. 
There are other works in literature, which also employ digital harmonic 
cancellation techniques. Some are based on feedback architecture [18], and some are 
based on open-loop architecture [4] [16]. The feedback architecture requires analog 
circuits and it is more power consuming and difficult in design, while open-loop 
architecture contains pure digital circuits and passive components. Thus, open-loop 
architecture is preferred for sinusoidal oscillator design from the literature review of 
recent years, and the proposed work also employs this architecture. However, the other 
open-loop-based sinusoidal oscillators use the summing ratio of different phase shift 
signals to be identical, while the proposed architecture has the summing ratio to be 
designable. As a result, the proposed architecture requires a slow master clock to produce 
the sinusoidal signal of same frequency. And also quadrature sinusoidal outputs are 
attainable based on the architecture. 
OnSemi 0.5um CMOS technology through MOSIS educational service has been 
used to design and fabricate the proposed sinusoidal oscillator. The experimental results 
of this work show that it can achieve HD2 is -59.74dB and HD3 is -60dB at 0.9MHz, and 
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the frequency is tunable over 0.1MHz to 0.9MHz. The chip consumes area of 0.76mm2. 
Low pass filter takes majority of area, and resistor string summer is in the second place. 
The power consumption at 0.9MHz is 2.98mW.  
Considering the performance of the design in OnSemi 0.5um CMOS technology is 
not competitive with the state-of-art, the proposed architecture is also implemented in 
IBM 0.18um technology. The digital nature of the design makes the performance benefit 
from the scaling of technology tremendously in the aspect of power and area 
consumption. Also MIM capacitor with much less parasitic capacitance is available in 
this process, indicating a better performance of LPF design. QFN package will be used 
for the new chip, which will also improve the experimental results. Moreover, there are 
also some additional solutions to overcome the design deficiencies of the 0.5um chip, and 
the performance will be optimized. The preliminary simulation results show that the 
0.18um design can realize total harmonic distortion of -72dB at 10MHz with the power 
consumption of 0.4mW. Though the performance will be degraded for post-layout 
simulation and final experimental results, the new design is still competitive with the 
state-of-art. 
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